

IN THE CLAIMS:

1 1. (currently amended) A method of forming a field effect transistor
2 comprising the steps of:
3 providing a semiconductor wafer of a ~~first semiconductor material~~ silicon having
4 a device layer with a device layer lattice constant;
5 forming an epitaxial layer of a second semiconductor material on said
6 device layer of said semiconductor wafer, said second material having a second
7 lattice constant greater than said device lattice constant in a direction
8 perpendicular to said wafer and said device layer lattice constant in a channel
9 direction parallel to said wafer;
10 patterning said epitaxial layer of said second material to form at least one
11 vertical side in said channel direction;
12 growing an epitaxial semiconductor channel layer of ~~said first~~
13 ~~semiconductor material~~ silicon on said vertical side, said channel layer having said
14 second lattice constant perpendicular to said wafer and said device lattice constant
15 along said channel direction, whereby said channel layer has tensile strain
16 perpendicular to said channel direction and to said wafer;
17 forming a gate insulator in a body area of at least one vertical side of said
18 channel;
19 forming a gate electrode abutting said gate insulator; and
20 forming source and drain electrodes in contact with opposite ends of said body
21 area.

1 2. (currently amended) A method according to claim 1, in which ~~said first~~
2 ~~semiconductor material is silicon and~~ said second semiconductor material is SiGe.

1 3. (original) A method according to claim 1, in which said step of patterning
2 said epitaxial layer comprises forming an island having two vertical sides
3 separated by a transverse distance;

4 said step of forming said channel layer forms said channel layer on said two
5 vertical sides;

6 said step of forming said gate insulator forms said gate insulator on body
7 areas of both said vertical sides; and

8 said step of forming said gate electrode forms said gate electrode on said
9 two vertical sides.

1 4. (original) A method according to claim 2, in which said step of patterning
2 said epitaxial layer comprises forming an island having two vertical sides;

3 said step of forming said channel layer forms said channel layer on said two
4 vertical sides;

5 said step of forming said gate insulator forms said gate insulator on body
6 areas of both said vertical sides; and

7 said step of forming said gate electrode forms said gate electrode on said
8 two vertical sides separated by a transverse distance.

1 5. (original) A method according to claim 1, in which said step of patterning
2 said epitaxial layer comprises forming an island having two vertical sides
3 separated by a transverse distance;

4 said step of forming said channel layer forms said channel layer on said two
5 vertical sides and on a top surface of said island, whereby said channel layer on
6 said top surface has said device lattice constant along said transverse distance
7 and along said channel direction;

8 said step of forming said gate insulator forms said gate insulator on body
9 areas of both said vertical sides and on said top surface; and

10 said step of forming said gate electrode forms said gate electrode on said
11 two vertical sides and said top surface.

1 6. (original) A method according to claim 2, in which said step of patterning
2 said epitaxial layer comprises forming an island having two vertical sides
3 separated by a transverse distance;

4 said step of forming said channel layer forms said channel layer on said two
5 vertical sides and on a top surface of said island, whereby said channel layer on
6 said top surface has said device lattice constant along said transverse distance
7 and along said channel direction;

8 said step of forming said gate insulator forms said gate insulator on body
9 areas of both said vertical sides and on said top surface; and

10 said step of forming said gate electrode forms said gate electrode on said two
11 vertical sides and said top surface.

1 7. (original) A method according to claim 1, further comprising a step of
2 implanting said body area of said channel layer p-type, whereby said MOS
3 transistor is an nfet.

1 8. (original) A method according to claim 1, further comprising a step of
2 implanting said body area of said channel layer n-type, whereby said MOS
3 transistor is a pfet.

1 9. (currently amended) A method of forming a MOS transistor comprising the
2 steps of:

3 providing a semiconductor wafer of ~~a first semiconductor material~~ silicon having
4 a device layer with a device layer lattice constant;

5 forming an epitaxial layer of a second semiconductor material on said
6 device layer of said semiconductor wafer, said second material having a second
7 lattice constant greater than said device lattice constant in a direction
8 perpendicular to said wafer and said device layer lattice constant in a channel
9 direction parallel to said wafer;

10 forming a fin hardmask in a transistor area of said wafer;
11 patterning said epitaxial layer of said second material to form a fin of said second
12 semiconductor material having at least one vertical side in said channel direction
13 between source and drain areas;

growing an epitaxial semiconductor channel layer of ~~said first semiconductor material~~ silicon on said vertical side, said channel layer having said second lattice constant perpendicular to said wafer and said device lattice constant along said channel direction, whereby said channel layer has tensile strain perpendicular to said channel direction and to said wafer;

forming a gate insulator in a body area of at least one vertical side of said channel layer;

forming a gate electrode abutting said gate insulator; and
forming source and drain electrodes in said source and drain areas and in contact with opposite ends of said body area.

10. (currently amended) A method according to claim 9, in which ~~said first semiconductor material is silicon and~~ said second semiconductor material is SiGe.

11. (original) A method according to claim 9, in which said step of patterning said epitaxial layer comprises forming a fin having two vertical sides separated by a transverse distance;

said step of forming said channel layer forms said channel layer on said two vertical sides;

said step of forming said gate insulator forms said gate insulator on body areas of both said vertical sides; and

said step of forming said gate electrode forms said gate electrode on said .two vertical sides.

1 12. (original) A method according to claim 10, in which said step of patterning
2 said epitaxial layer comprises forming a fin having two vertical sides;
3 said step of forming said channel layer forms said channel layer on said two
4 vertical sides;
5 said step of forming said gate insulator forms said gate insulator on body
6 areas of both said vertical sides; and
7 said step of forming said gate electrode forms said gate electrode on said
8 two vertical sides separated by a transverse distance.

1 13. (original) A method according to claim 9, in which said step of patterning
2 said epitaxial layer comprises forming a fin having two vertical sides separated by
3 a transverse distance;
4 said step of forming said channel layer forms said channel layer on said two
5 vertical sides and on a top surface of said fin, whereby said channel layer on said
6 top surface has said device lattice constant along said transverse distance and
7 along said channel direction;
8 said step of forming said gate insulator forms said gate insulator on body
9 areas of both said vertical sides and on said top surface; and
10 said step of forming said gate electrode forms said gate electrode on said two
11 vertical sides and said top surface.

1 14. (original) A method according to claim 10, in which said step of patterning
2 said epitaxial layer comprises forming a fin having two vertical sides separated by
3 a transverse distance;

4 said step of forming said channel layer forms said channel layer on said two
5 vertical sides and on a top surface of said fin, whereby said channel layer on said
6 top surface has said device lattice constant along said transverse distance and
7 along said channel direction;

8 said step of forming said gate insulator forms said gate insulator on body
9 areas of both said vertical sides and on said top surface; and

10 said step of forming said gate electrode forms said gate electrode on said two
11 vertical sides and said top surface.

1 15. (original) A method according to claim 9, further comprising a step of
2 implanting said body area of said channel layer p-type, whereby said MOS
3 transistor is an nfet.

1 16. (original) A method according to claim 9, further comprising a step of
2 implanting said body area of said channel layer n-type, whereby said MOS
3 transistor is a pfet.

1 17. (withdrawn) An integrated circuit comprising a set of field effect transistors
2 formed in a semiconductor wafer of a first semiconductor material having a device
3 layer with a device layer lattice constant; and

4 an epitaxial layer of a second semiconductor material on said device layer of said
5 semiconductor wafer, said second material having a second lattice constant
6 greater than said device lattice constant in a direction perpendicular to said wafer
7 and said device layer lattice constant in a channel direction parallel to said wafer;
8 in which
9 said field effect transistors have an epitaxial semiconductor channel layer of said
10 first semiconductor material on at least one vertical side of said epitaxial layer of
11 said second semiconductor material, said channel layer having said second lattice
12 constant perpendicular to said wafer and said device lattice constant along said
13 channel direction, whereby said channel layer has tensile strain perpendicular to
14 said channel direction and to said wafer;
15 said field effect transistors have a gate insulator in a body area of at least one
16 vertical side of said channel layer;
17 said field effect transistors have a gate electrode abutting said gate insulator; and
18 said field effect transistors have source and drain electrodes in contact with
19 opposite ends of said body area.

1 18. (withdrawn) An integrated circuit according to claim 17, in which said
2 epitaxial layer is formed in a set of islands having two vertical sides separated by
3 a transverse distance;
4 said epitaxial semiconductor channel layer of said first semiconductor material
5 extends on two vertical sides and on a top surface of an island of said second
6 semiconductor material, whereby said channel layer on said top surface has said

7 device lattice constant along said transverse distance and along said channel
8 direction;
9 said gate insulator is formed on body areas of both said vertical sides and on said
10 top surface; and
11 said gate electrode is formed on said gate electrode on said two vertical sides and
12 said top surface.

1 19. (withdrawn) An integrated circuit according to claim 17, in which
2 said field effect transistors have two epitaxial semiconductor channel layers of said
3 first semiconductor material on two sides of said fin of said second semiconductor
4 material, said channel layers having said second lattice constant perpendicular to
5 said wafer and said device lattice constant along said channel direction, whereby
6 said channel layers have tensile strain perpendicular to said channel direction and
7 to said wafer;
8 said field effect transistors have a gate insulator in a body area of said two channel
9 layers;
10 said field effect transistors have a gate electrode abutting said gate insulator; and
11 said field effect transistors have source and drain electrodes in contact with
12 opposite ends of said body area.

1 20. (withdrawn) An integrated circuit according to claim 19, in which:
2 said epitaxial semiconductor channel layer of said first semiconductor material
3 extends on two vertical sides and on a top surface of said fin of said second

4 semiconductor material, whereby said channel layer on said top surface has said
5 device lattice constant along said transverse distance and along said channel
6 direction;
7 said gate insulator is formed on body areas of both said vertical sides and on said
8 top surface; and
9 said gate electrode is formed on said gate electrode on said two vertical sides and
10 said top surface.